Loading...
category

Posts in Semiconductors

Chip design, fabrication, GPU/CPU architecture, and supply chain.

Articles in this category View all archives →
Semiconductors

The Monolith Fractures: How Advanced Packaging and Silicon Photonics Are Rewiring the Semiconductor Supply Chain

Nov 03, 2026 5 min read

TSMC's 1.4nm A14 yield milestone and the UCIe 3.0 standard mark the end of the monolithic SoC era, r...

Read more →
Semiconductors

The Skyscraper Limit: How Advanced Packaging and Material Shortages Just Rewired the Semiconductor Geopolitics

Nov 03, 2026 6 min read

The US implementation of advanced packaging export controls, combined with TSMC's 1.4nm constraints ...

Read more →
Semiconductors

The Silicon Bifurcation: How 1.4nm Lithography and Legacy Node Export Controls are Rewiring the Global Compute Architecture

Nov 02, 2026 6 min read

The US expansion of export controls to Chinese legacy-node fabs and TSMC's 1.4nm High-NA yield parit...

Read more →
Semiconductors

The Thermodynamic Rubicon: How High-NA EUV and EDA Export Bans are Bifurcating the Global Silicon Supply Chain

Nov 02, 2026 5 min read

The commercialization of High-NA EUV lithography and sweeping EDA export bans has permanently fractu...

Read more →
Semiconductors

The Silicon Iron Curtain: How 1.4nm Tape-Outs and Legacy Export Controls Are Bifurcating the Global Semiconductor Supply Chain

Nov 02, 2026 5 min read

TSMC’s 1.4nm High-NA EUV readiness, Intel’s $15B automotive foundry pivot, and sweeping US expor...

Read more →
Semiconductors

The Atomic Chasm: How Backside Power Delivery and High-NA EUV Monopolies are Rewiring Semiconductor Economics

Nov 02, 2026 6 min read

The convergence of TSMC's A14 backside power delivery, Intel's 18A tape-out, and ASML's High-NA EUV ...

Read more →